

DEFECTS DETECTION IN INTEGRATED CIRCUITS WITH DESIGNFOR TEST BY USING SCAN INSERTION APPROACH

V.Ashok Kumar¹, K. Mounika², K.Krishnamraju³, Chaitanyakumar Marpu⁴, Sanapala umamaheswararao⁵

¹Professor at Department of E.C.E, Aditya Institute of Technology and Management, Tekkali, India.

²M.Tech scholar at Department of E.C.E, Aditya Institute of Technology and Management, Tekkali, India.

^{3,4,5}Assistant Professor, Department of E.C.E, Aditya Institute of Technologyand Management, Tekkali, India.

Abstract

Smaller feature size increases manufacturability Defects in ICs lead to bad chips. A very small flaw can easily lead to one. If the feature size is less than 100nm, there is a problemwith the transistor or bond wires. Moreover, it only takes one defective transistor or wire to make an entire chip fail. To function properly or at the required operating frequency. However, there were also shortcomings Due to unavoidable manufacturing processes, there is a high possibility of IC failure. Therefore, whether the product is a VLSI device or an electronic device, testing is necessary to ensure a defect-free product. A system consisting of many VLSI devices. You also needto test your component at various stages during the manufacturing process. Here, DFT is used to identify defect sites within the chip using additional designs added to the chip. Making chips testable makes it easier to find faulty chips in the field. To address this issue, we use "scan insertion" during synthesis. In this paper, we use Mentor graphics –Tessent tool to perform the proposed scan insertion

Keywords: Feature size, DFT (Design For Test), Scan Insertion, Defect

I-Introduction:

With intensity of combinational logic increases then the testability of chip is decreasing. The difficulty of achieving adequate testability of sequential circuits isamore serious problem. Given the large number of internal states, it may take many input events to bring the sequential circuit to the desired internal state. Furthermore, determining the exact internal state of a sequential circuit from its main output may require lengthy verification experiments. Asa result, a conscious design for testability (DFT) approach requires a more structured approach to testing designs that contain a lotof sequential logic. It is difficult to view the responses captured at the primary outputs of large sequential (non-scanned) circuits and adjust the values Of the flops across the primary inputs. To fix this, use "Scan Insertion" during synthesis Problems, user- excluded. The term for this is non-scan flop.Figure 1 shows an example of



inserting observation points into a logic circuit with three nodes with low observability.

Figure-1: Observation point insertion.

II-Scan Insertion:

By inserting scans, you can also control the inputs of various gates and flip-flops in the chip, and observe the outputs of internal flip- flops according to a schedule. Replaces all selected flops with scan flops. By setting the input pins to the appropriate values, the chip first enters a special "scan mode" mode. Connect each scan cell with a scan chain.One of the primary input pins feeds the input of the first flop in that chain in scan mode. The result of the last flop is carried over to the primary output.

Figure-2.1: Scan Chain formation.





The design portrays in Figure 2-2 contains both combinatorial and sequential parts. Before adding scan, the design had three inputs, A, B, and C, and two outputs, OUT1 and OUT2. This "pre-scan" version is difficult to initialize to a known state, makingit difficult **both** to control the internal circuitry and **to** observe its behavior at the design's key inputs and outputs.





Figure-2.3: After Scan

After adding the scan circuit, the design will have two additional inputs, sc_in and sc_en, and one output, sc_out. A scan memory element replaces theoriginal memory element, so when shift is enabled (sc_en line is active), scan data is read from the sc_in line.

III-Scan architectures:

The scan architectonics are as follows: i) a full-scan design in this case combinational Automatic test pattern production is utilized for test generation and all flip-flops elements are turned into scan cells; ii) partial-scan design, in this case, sequential Automatic test pattern production is customarily utilized for test generation and a subset of flop elements are tuned into scan cells; (iii) A random- access scan design will use a random addressing mechanism as a substitute serial scan chains to allocate direct read and write access to any scan cell. All flop components in a full scan design are reset by the scan cellsand converted into shift registers



(also called scan chains) duringshift operations. Therefore, it is convenient to manage all combinational logic inputs in combination with those controlled by scan cells and monitor all combinational logic outputs including those controlled by scan cells. The main advantage of full-scan design is that it redirects the cumbersome problem of continuous automatic test pattern generation to the simpler problem of combinatorial automatic test pattern generation. A form of the full-scan design known as the "just about full-scan design" does not substitute scan cells for all of the flops components. These flop elements are excluded from the scan design for functional reasons, such as flop elements controlled by external clock domains that are considered overly complex, or for performance reasons, such as flop components on key paths. Sequential circuits, often using 3D flip-flops, are sketched in Figure 3.1. Figure 3.2 shows an equivalent multiplexed D full scan circuit. Three multiplexed-D cells S-flip-flop1, S-flip-flop2, and S-flip-flop3 are associated with three D-type flip-flops, flipflop1, flip-flop2, and flop3. Automatic test pattern creation. The no-frills problem of combinatorial automatic test pattern generation. A form of full-scan design knownas "fast fullscan design" does not replace all flop components with scan cells. These flop elements are excluded from the scan design for functional reasons, such as flop elements controlled by external clock domains that are considered overly complex, or for performance reasons, such as flop components on keyroutes. Sequential circuits using 3D flip- flops are often sketched in Figure 3.1. Figure shows an equivalent multiplexed D full scan circuit. Three multiplexed D-sensecells S flip-flop1, S flip-flop2, and S flip- flop3 are

associated with three D-type flip-flops, flip-flop1, flip-flop2, and flip-flop3. We will replace it.

Figure 3.1 Sequential circuit example.



Figure 3.2 test operations.

IV -Design rules for Scan:

A design be compelled by a set of scan designspecifications in place to incorporate scan towards it. A distinct set of design approaches must also be kept away becausethey may keep under control the degree of fault coverage that may be carried off. In order to successfully use scan and fulfill thetarget fault coverage goal, a number of scandesign principles are obligatory, which are listed in Table 4.1. Each specimen of a scandesign rule violation is listed in this table along with a potential fix. All shift and capture procedures must fix scan design rules that are marked as "avoid." Avoid during shift scan design rules should be changed in course of the shift operation. A few mandate scan design guidelines are given in-depth descriptions.

Design Style	Scan Design Rule	Recommended Solution
Tristate buses	Avoid during shift	Fix bus contention during shift
Bidirectional I/O ports	Avoid during shift	Force to input or output mode during shift
Gated clocks (muxed-D full-scan)	Avoid during shift	Enable clocks during shift
Derived clocks (muxed-D full-scan)	Avoid	Bypass clocks
Combinational feedback loops	Avoid	Break the loops
Asynchronous set/reset signals	Avoid	Use external pins
Clocks driving data	Avoid	Block clocks to the data portion
Floating buses	Avoid	Add bus keepers
Floating inputs	Not recommended	Tie to V _{DD} or ground
Cross-coupled NAND/NOR gates	Not recommended	Use standard cells
Non-scan storage elements	Not recommended for full-scan design	Initialize to known states, bypass, or make transparent

Table 4.1 Typical Scan Design Rules

Bus confliction happens when 2 bus drivers push tristate buses with opposing logic values,



which can harm the chip. Bus confliction is not intended to occur during normal operation and is often avoided incourse of the capture operation because cutting-edge automatic test pattern algorithms can generate test patterns that ensure only one bus driver is in charge of a bus. However, such assurances cannot be provided while doing the shift operation; consequently, each tristate bus must undergosome modifications to ensure that only one driver is in charge of the vehicle. In addition bus confliction, a bus without a pull-up, pull-down, or bus keeper may result in fault coverage loss. The cause is that testing for a stuck-at-1 error at a bus driver's enable signal is challenging since the value of afloating bus is uncertain. A pull-up, pull-down, or buskeeper can be added to address this issue. One solution to this issue is the bus keeper added in, which compels the bus to retain thelogic value steered into it beforethe bus becomes buoyant. A common designstrategy for diminishing the power utilization clock gating, which eradicates the pointless flop element switching activity. Figure 4.1 portrays an illustration. At the CK rising edge, the clock enable signal (EN) is created. At the clock failing edge, the clock enable signal is put into the latch LAT. Next, the flip-flop DFF's timing is turned on or off using CEN. Clock gating is a valid strategy to reduce power consumption, but it prevents some flip-flop clock ports from being driven directly from their primary inputs. Therefore, an adjustment is required to perform scan shift operations on these flop elements.



Figure -4.1 Original circuit.

An internal clock signal, such as one produced by phase-clinched loop, frequency divider, or pulseproducer, is referred to as a procured clock. These clock signals should be ignored throughout the testing process for testing logic fed by the source clock, as the extracted clocks cannot be immediately managed by the primary inputs.

Combinational feedback loops can add oscillatory or sequential behavior into a design be subjected to in case the number of inversions is even or odd. This can bring about an expansion in test creating intricacy or a decrease in shortcoming inclusion on the grounds that the worth put away in the know can't be not entirely settled during testing. The best answer for this issue is to change the RTL code that creates the circle, as Combinational criticism circles are not a proposed plan practice. Asynchronous set/reset signals from scan cells that are not directly controlled by primary inputs can impede data shifting in scan chains. These asynchronous set/reset signals must be pushed into an inactive state during the shiftoperation in order to get around this issue. It is common to refer to these asynchronous set/reset signals as being sequentially managed.

V- Scan design flow:



Despite the fact that scan design is conceptually straightforward, carefulplanning is required to incorporate scan in a way that makes it a scan design. This frequently calls for numerous circuit acclimations, all of which must be carried carefully to preserve the circuit's regular operation. Additionally, in order to ensure that scan testing can be carried out properly, numerous physical implementation elementsmust be considered. Last but not least, athorough grasp of scan design is mandatory in place to a cut above plan ahead on which scan design criteria must be followed and which debug and diagnose features must be incorporated to enable simulation, debug, and problem prognosis. The two crucial scanprocesses of shift and capture are where caution must be used to ensure that the scan design can function properly. All scandesigns must be created so that the shift operation operates correctly regardless of whether there is clock skew between different clock domains or within the same clock domain. All scan designs share thesame capture operation, albeit some scan designs have stricter scan design guidelines than others. It must be planned so that the created test patterns' expected answers may be accurately and deterministically predicted by the ATPG tool. Basic knowledge of the applied logic simulation and fault models isrequired for this. Figure 5.1 depicts a typical design process for including scan in a sequential circuit. In this illustration, pre synthesis RTL designs or post synthesis gate- level designs are first subjected to scan design rule inspection and rectification. is known as a netlist. A testable design is the finished product of the scan repair process. The testable design is transformed into a scandesign using scan synthesis when all scan design rule violations have been found and fixed. One or more scan chains are now included in the scan design for scan testing. For ATPG, a sweep extraction stage is used to remove the last output engineering of the output binds and to additionally approve the trustworthiness of the output chains. In order to ensure that the awaited responses obtained by the zero-delay simulatorutilized in test production or fault simulation match the full- timing behavior of the circuit under test, scan Finally, verification is carried out for both capture and shift operations.



Figure-5.1 Typical scan design flow.

\square	641	$ \longrightarrow $
		\sim



Figure-6.1 : The sample netlist forwhichscan insertion is done.



Figre-6.2 S1-violation: from MentorGraphics output

The figure-6.2 shows the drc violation that is clock is not controllable from top port. So controllability and observability is lost.



Figre-6.3 S1-violation: MentorGraphics outputs



The figure-6.3 shows the drc violation that is clock and set and reset are not controllable from top port. So, controllability and observability is lost.

100 Aug. 100	Contraction (ALC: 144.01 (2) (2)	100 A 8 10	2010 I PH 201	
	00 24	E 🕵 🖓 🔮	B B B *		
an Chains Created b	w the Tool				
can enains creates a	The Tool				
Scan mode 'unwrapp	ed' scan chains:				
chain = chain0	group = dummy	imput = /ts si[0]	output = /ts so[0]	length = 8	
chain = chain1	group = dumny	input = /ts si[1]	output = /ts so[1]	length = 8	
chain = chain2	group = dumny	input = /ts si[2]	output = /ts so[2]	length = 8	
chain = chain3	group = dumny	input = /ts si[3]	output = /ts so[3]	length = 8	
chain = chain4	group = dummy	isput = /ts_si[4]	output = /ts_so[4]	length = 8	

The figure-6.4 Scan chain formation after scan insertion: from Mentor Graphics

CellNo	Chain Nane	Group Name	Pathnane	ShiftReg ID/CellNo	Library ModelName	ScanOut	Clock Pinname	Clock Polarity
	chain0	dunny	/ts lockup latchn clkc1 intno9 i	-/-	TLATNX4		FastClk	(-)
Ð	chain0	dunny	/IDmaWrbufOut reg 5	-/-	SDFFQX1	Q	FastClk	(+)
1	chain0	dunny	/IDmaWrbufOut reg 6	-/-	SDFFQX1	Q	FastClk	(+)
2	chain0	dunny	/IDmaWrbufOut reg 7	-/-	SDFFQX1	0	FastClk	(+)
3	chain0	dunny	/PMSel r reg	-/-	SDFFSX1	Q	FastClk	(+)
4	chain0	dunny	/CountWr r reg 0	-/-	SDFFRX4	0	FastClk	(+)
5	chain0	dunny	/CurrentState reg 1	-/-	SDFFRX4	0	FastClk	(+)
5	chain0	dunny	/CurrentState reg 2	-/-	SDFFRX4	Q	FastClk	(+)
7	chain0	dunny	/DMSel r reg	-/-	SDFFSX4	Q	FastClk	(+)
-	chainl	dunny	/ts lockup latchn clkc2 intno17 i	-/-	TLATNX4		FastClk	(+)
9	chain1	dunny	/IDmaWrbufOut reg 21	-/-	SDFFQX1	0	FastClk	(+)
1	chain1	dunny	/IDnaWrbufOut reg 22	-/-	SDFFQX1	0	FastClk	(+)
2	chain1	dunny	/IDnaWrbufOut reg 23	-/-	SDFFQX1	0	FastClk	(+)
3	chain1	dunny	/IDmaWrbufOut reg 0	-/-	SDFFQX1	0	FastClk	(+)
4	chainl	dunny	/IDmaWrbufOut reg 1	-/-	SDFFQX1	0	FastClk	(+)
5	chain1	dunny	/IDmaWrbufOut reg 2	-/-	SDFFQX1	0	FastClk	(+)
6	chain1	dunny	/IDnaWrbufOut reg 3	-/-	SDFFQX1	Q	FastClk	(+)
7	chain1	dunny	/IDmaWrbufOut reg 4	-/-	SDFFQX1	Q	FastClk	(+)
	chain2	dunny	/ts lockup latchn clkc3 intno25 i	-/-	TLATNX4		FastClk	(+)
3	chain2	dunny	/IDmaWrbufOut reg 13	-/-	SDFFQX1	0	FastClk	(+)
1	chain2	dunny	/IDnaWrbufOut reg 14	-/-	SDFFQX1	Q	FastClk	(+)
z	chain2	dunny	/IDnaWrbufOut reg 15	-/-	SDFFQX1	0	FastClk	(+)
3	chain2	dunny	/IDmaWrbufOut reg 16	-/-	SDFFQX1	0	FastClk	(+)
4	chain2	dunny	/IDmaWrbufOut reg 17	-/-	SDFFQX1	0	FastClk	(+)
scan c	cells rot	* 521	53850				1.1	

The figure-6.5 Scan cell report after scaninsertion: from Mentor Graphics VII- Conclusion:

The identification of defects in the fabricated chip is very crucial and the method of scan insertion and subsequent methods of scan compression and automatictest pattern generation are applied to find the location of the defect in the fabricated chip. The scan generated output files are then fed to the subsequent phases for implementing the DFT (Design for test) flow. In industry there are various other tools are there for the purpose.Finally test coverage is achieved with the help of mentor graphics which is extension of this work.

References:

- [Athavale 2005] A. Athavale and C. Christensen, High-Speed Serial I/O Made Simple: A Designers' Guide, withFPGA Applications, Xilinx Connectivity Solutions, San Jose, CA, 2005.
- [Cheng 2006] K.-T. Cheng, Embeddedsoftware-based self-testing for SoC design, in The Embedded Systems Handbook, R. Zurawski, Ed., CRC Press, Boca Raton, FL, 2006, chap. 28.



- 3. [Dally 1998] W. J. Dally and J. W. Poulton, Digital Systems Engineering, Cambridge University Press, Cambridge, U.K., 1998.
- 4. [Director 1994] S. W. Director and W.Maly, Eds., Advances in CAD for VLSI, Vol. 8, Statistical Approaches to VLSI Design, North Holland, Amsterdam, 1994.
- 5. [Hsu 2002] T. R. Hsu, MEMS: Microsystems Design and Manufacture, McGraw-Hill, New York, 2002.
- 6. [Lala 2001] P. K. Lala, Self-Checking and Fault-Tolerant Digital Design, Morgan Kaufmann, San Francisco, CA, 2001.
- [Razavi 1997] B. Razavi, RF Microelectronics, First ed., PrenticeHall, Upper Saddle River, NJ, 1997. [Senthinatharr 1994]
- 8. R. Senthinatharr and J. L. Prince, Simultaneous Switching Noise of CMOSDevices and Systems, Kluwer Academic, Norwell, MA, 1994.
- 9. [Siewiorek 1998] D. Siewiorek and R. S.Swarz, Reliable Computer Systems: Design and Evaluation, Third Edition, AKPeters, MA, 1998.
- [Stroud 2002a] C. Stroud, A Designer's Guide to Built-In Self-Test, Springer, Boston, MA, 2002.

11. [Vinnakota 1998] B. Vinnakota, Ed., Analog and Mixed-Signal Test, Prentice Hall, Upper Saddle River, NJ, 1998.

12. [Chen 2002] W. Y. Chen, S. K. Gupta, and

M. A. Breuer, Analytical models for crosstalk excitation and propagation in VLSI Circuits, IEEE Trans. Comput.-AidedDes., 21(10), 1117–1131, 2002.

13. [Kim 2004] N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEETrans. Very Large Scale Integration (VLSI) Syst., 12(2), 167–184, 2004.

14. [Moore 1965] G. Moore, Cramming more components onto integrated circuits, Electronics, 38, 114–117, 1965.

15. [Saxena 2003] J. Saxena, K. M. Butler, V.

B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash, and M. Hachinger, A casestudy of IR-drop in structured at-speedtesting, in Proc. IEEE Int. Test Conf., October 2003, pp. 1098–1104.
16. [SIA 1997] SIA, The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, SanJose, CA (http://public.itrs.net), 1997.

