



PERFORMANCE EVALUATION OF PV INTEGRATED GRID SYSTEM USING SEVEN-LEVEL GRID-CONNECTED PACKED U CELL INVERTER

B.Stalin¹, D.Buvana², B.Hemananth³, K.C.Ramya⁴, T.Ilakkia⁵ and M.Vetrivel⁶

¹Professor, Dr. M.G.R. Polytechnic College, Arani, Tiruvannamalai, Tamilnadu, India.

²Professor, Adhiparasakthi Engineering College, Melmaruvathur, Tamilnadu, India.

³Assistant Professor, Sri Eshwar College of Engineering, Coimbatore, Tamil Nadu, India.

⁴Professor, Sri Krishna College of Engineering and Technology, Coimbatore, Tamil Nadu, India.

⁵Assistant Professor, Sona College of Technology, Salem, Tamilnadu, India.

⁶Assistant Professor, Narasu's Sarathy Institute of Technology, Salem, Tamil Nadu, India

Abstract

This article presents and analyses the standalone operation of a Packed U Cell (PUC) inverter in a grid-connected PV system. In this system, seven level inverter is formulated using six switches and two DC sources. The INC MPPT topology is utilized in this topology to boost the efficiency of the PV system and is integrated with a SEPIC converter. To demonstrate its effectiveness, simulations were carried out using the MATLAB/Simulink platform. From the results, it can be concluded that the proposed PUC7 inverter injects an active with unit power factor at the grid.

Introduction

The use of fossil fuels as a source for electrical energy production has resulted in increased fuel costs and carbon dioxide emissions. On the other hand, Renewable Energy Sources (RES) like PV, wind etc., plays a significant role in electricity generation. Solar PV cell power generation is characterised by low operating costs, clean energy and less maintenance. Apart from this, PV based energy systems are a possible solution to the growing environmental concerns [1]. Due to its ease of installation and operation, PV arrays are used widely in off-grid applications [2]. So researchers from all over the world are currently concentrating on improving the three following aspects of a solar system:

- (1) System Efficiency;
- (2) Installation Costs and
- (3) Reliability.

For integrating PV system with grid, Multilevel inverters are utilised to provide high power from a medium voltage source. They are becoming more popular due to their benefits over traditional inverters. Different voltage levels are synthesised to produce multilevel output [3]. Despite not having a pure sinusoidal output voltage, they have a significantly lower total harmonic distortion (THD) than the two-level topology, which mitigates power quality problems [4]. The multilevel inverter can reduce the level of Harmonics at the point of common coupling in accordance with IEEE standard (519-2014). The harmonics limit is fixed at 5% for

current waveforms and 8% for voltage waveforms [5] by this standard. However, when compared to conventional multilevel inverters, packed U-cell (PUC) inverters offer a variety of benefits, including a low device count [6], simplified control and generally good power quality [7–11]. The PUC multilevel inverters were launched in 2008 [12–15]. Compared to multilevel inverters, the PUC seven-level inverter has a simplified construction and requires a single capacitor and DC source for the same output voltage levels in the ML [15–20]. Hence, this article proposes a Seven Level PUC inverter for PV systems connected with grid. Figure 1 displays the comprehensive model of the system developed in the current study.




Figure 1. Complete model of the proposed system

It consists of PV modules, the SEPIC converter and PUC converter with the MPPT tracking algorithm.

Methodology

Packed U cell- Design analysis

The architecture of proposed PUC shown in Figure 2, comprises a two complementary switches and a capacitor.

Thus, $2n$ combinations can be obtained for n cells using n switches and $(n-1)$ capacitors. As a result, the number of levels is equal to $2n-1$. Therefore, 6 switches with 2 capacitors are utilized to achieve seven levels.




Figure 2. PUC converter (Single Unit)

The voltage obtained using 6 switches, a fixed voltage source and a capacitor must be equal to $1/3$ bus voltage ($U_c = U_{dc}/3$). One leg of the proposed PUC inverter is shown in Figure 3.




Figure 3. Packed cell inverter for one phase

Thus, the operating stages of single phase inverter are depicted in figure 4.




Figure 4. Operating states of one leg

Thus, the output voltage obtained from the above stages are depicted in table 1

Table 1. Voltage levels

States	T1	T3	T5	U_{ad}
1	1	0	0	U_{dc}
2	1	0	1	$U_{dc} - U_c$
3	1	1	0	U_c

4	1	1	1	0
5	0	0	0	0
6	0	0	1	$-U_c$
7	0	1	0	$U_c - U_{dc}$
8	0	1	1	$-U_{dc}$

Design of PV

In this topology, a solar PV array with a output of 2 kW under STC (1000 W/m², 25°C) has been utilized. Table 2 illustrates the specifications of this module.

Table 2. Specifications of PV panel

Parameters	Values
Maximum Power	250Watts
Voc	37.3
Vmp	30.7
Isc	8.66
Imp	8.15

Design of Converter (SEPIC Converter)

Fig. 5 depicts the DC/DC converter. Inductors (L_1 and L_2), a diode, Capacitors (C_1 and C_2) and a switch (S) constitutes the proposed SEPIC converter.






Figure.5. Circuit diagram of the SEPIC converter

Analysis of operating modes of the proposed converter



(a) Switch ON condition



(b) Switch OFF condition

Figure 6. Equivalent circuit diagram (Under switch is ON and OFF condition)

Figure 6 (a and b) depicts the operation of the circuit during on and off cycles of the power switch (respectively in Figures). When the switch is activated, the source charges the input inductor and the first capacitor charges the second inductor. The load capacitor is not receiving any power at this time. The polarities of the inductor current and capacitor voltage are indicated in this figure.

The energy stored in the inductor is transferred to when the power switch is switched off. As seen in Figure 4b, the energy that is stored in inductor is transmitted to the diode and then supplies the energy to the load. During this period, the second inductor is connected to the load. The duty cycle and parasitic components in the circuit play a major role SEPIC's output voltage.

Thus, the voltage gain of the circuit

$$V_0 = \frac{D}{1-D} V_{in} \quad (1)$$

Selection of Inductor

The inductor ripple current (I_L) must be taken into account while designing an inductor. Consequently, it can be determined using a formula.

$$\Delta(I_L) = 30\% \times \left(\frac{I_{in}}{\eta}\right) \quad (2)$$

$$L_1 = L_2 = 1/2 \times \left(\frac{V_{in} \times (D)}{\Delta(I_L) \times (f_s)}\right) \quad (3)$$

Selection of Capacitor

Similarly, the output capacitor can be calculated using the formula

$$C_1 = \frac{I_{out} \times (D_{max})}{\Delta(V_{cp}) \times (f_s)} \quad (4)$$

Thus, the design limits of the components incorporated during simulation is tabulated in table 2.

Table 3. Design parameters of the proposed converters and their values

Parameter	Values
L1,L2	0.0017H
C1	4.5952e-6
C2	500e-6
Vin	200
Vout	600
fs	100e3

Design of INC Algorithm

According to MPP and as shown in Fig. 7, an INC topology terminal voltage of the array is controlled by the PV module's incremental and instantaneous conductance values. Equation provides the incremental conductance approach (5).

$$\frac{dl}{dV} = -\frac{1}{V} \text{ At MPP}; \quad \frac{dl}{dV} > -\frac{1}{V} \text{ Left of MPP}; \quad \frac{dl}{dV} < -\frac{1}{V} \text{ Right of MPP} \quad (5)$$




Figure. 7. Flowchart of INC method

Control system

The active and reactive power exchange with the network is managed by the control systems. In order to obtain the phase-shift angles, the grid voltages are supplied to the PLL. The measured angle will be multiplied with the desired phase shift for each phase to keep the power factor within acceptable limits.

To regulate the amount of power injected into the network, maximum reference current (I_m) is multiplied with the unit sinusoidal wave. To reduce the steady-state error, the reference current (I) is compared with the measured current (I_s) and delivered to a PI controller. In order to obtain the necessary signal, the reference voltage is compared with carrier voltage and the output voltage of the inverter is obtained.




Figure 8. Controller for PWM generation

Results and Discussion

Here, the performance of the simulated system is verified using Matlab/Simulink. The output obtained from the proposed PV array is shown in figure 9.




Figure 9. Output obtained from PV

The INC MPPT architecture can track maximum power under constant irradiation, as can be seen from the graph above. The suggested SEPIC converter raises this tracked voltage to 500 V. Figure 10 showed the step-up converters' output voltage waveforms, duty cycle and power output of the converter.




Figure 10.Output of the DC converter

The output from SEPIC is integrated to grid through PUC-7 inverter. An auxiliary capacitor is used to obtain a second voltage source. The inverter's output voltage waveform is depicted in Fig. 11.




Figure 11.Output of the packed cell inverter.




Figure 12. Grid side waveforms (voltage and current)

The current and voltage of the grid is shown in Fig. 12. As a result of producing higher voltage levels, PUC 7 inverter is anticipated to produce a lower harmonic content at the grid side when compared to conventional inverters.

Conclusion

The suggested PUC inverter has the ability to produce an output voltage waveform with seven levels and low harmonic content. The introduced topology has been created with a lower switching frequency aspect, and the corresponding switching algorithm has been implemented. Other benefits of PUC deployment include decreased production costs and smaller packages as a result of smaller filters.

References

1. Nabae A, Takahashi I and Akagi H. A new neutral-point-clamped PWM inverter. *IEEE T IndAppl* 1981; IA-17: 518–523.
2. Kim Y, Youngroc C, Song B, et al. Design and control of a grid-connected three-phase 3-level NPC inverter for building integrated photovoltaic systems. *IEEE ComputSoc* 2012; 1: 1–7.
3. Ye Z, Xu Y, Wu X, et al. A simplified PWM strategy for neutral point clamped (NPC) three-level converter with unbalanced DC-links. *IEEE T Power Electron* 2016; 31: 3227–3238.
4. Meynard TA and Foch H. Multi-level conversion: high voltage choppers and voltage-source inverters. In: 23rd annual IEEE power electronics specialists conference, Toledo, 29 June–3 July 1992, pp. 397–403. New York: IEEE.
5. In-Dong K, Eui-Cheol N, Heung-Geun K, et al. A generalized Undelandsnubber for flying capacitor multilevel inverter and converter. *IEEE T IndElectr* 2004; 51: 1290–1296.
6. Jing H and Keith-A. C: extended operation of flying capacitor multilevel inverters. *IEEE T Power Electron* 2006; 21: 140–147.
7. Roshan-Kumar P, Sudharshan K, Gopakumar K, et al. A seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-bridges. *IEEE Trans Power Electron* 2015; 30: 3471–3478.

8. Peng FZ, Lai JS, McKeever J, et al. A multilevel voltage source inverter with separate DC sources for static VAR generation. *IEEE T IndAppl* 1996; 32: 1130–1138.
9. Odeh C. Sinusoidal pulse-width modulated three-phase multi-level inverter topology. *Electr Power Component Syst* 2015; 43: 1–9.
10. Marino C, Fabio DN, Pierluigi G, et al. Maximum power point tracking algorithm for grid tied photovoltaic cascaded H-bridge inverter. *Electr Power Component Syst* 2015; 43: 951–963.
11. Saroj KS and Tanmoy B. Phase shifted carrier based synchronized sinusoidal PWM techniques for cascaded H bridge multi level inverter. *IEEE Trans Power Electronics* 2018; 33: 513–524.
12. Siddique MD, Mekhilef S, Shah NM, et al. A new single phase cascaded multilevel inverter topology with reduced number of switches and voltage stress. *Int Trans ElectrEnergySyst* 2019; 30: e12191.
13. Schweizer M and Kolar JW. Design and implementation of a hybrid efficient three-level T-type converter for low voltage applications. *IEEE Trans Power Electron* 2013; 28(2): 899–907.
14. Mustafa _INC. Performance analysis of T-type inverter based on improved hysteresis current controller. *Balkan J ElectrComputEng* 2019; 7(2): 149–155.
15. Sahli, A.; Krim, F.; Laib, A.; Talbi, B. Model predictive control for single phase active power filter using modified packed U-cell (MPUC5) converter. *Electr. Power Syst. Res.* 2020, 180, 106139.
16. Kryonidis, G.C.; Kontis, E.O.; Papadopoulos, T.A.; Pippi, K.D.; Nousedilis, A.I.; Barzegkar-Ntovom, G.A.; Boubaris, A.D.; Papanikolaou, N.P. Ancillary services in active distribution networks: A review of technological trends from operational and online analysis perspective. *Renew. Sustain. Energy Rev.* 2021, 147, 111198.
17. Wang, Y.; Yang, Y.; Liang, R.; Geng, T.; Zhang, W. Adaptive Current Control for Grid-Connected Inverter with Dynamic Recurrent Fuzzy-Neural-Network. *Energies* 2022, 15, 4163.
18. Kashif, M.; Hossain, M.; Zhuo, F.; Gautam, S. Design and implementation of a three-level active power filter for harmonic and reactive power compensation. *Electr. Power Syst. Res.* 2018, 165, 144–156.
19. Souza, R.R.; Moreira, A.B.; Barros, T.A.; Ruppert, E. A proposal for a wind system equipped with a doubly fed induction generator using the Conservative Power Theory for active filtering of harmonics currents. *Electr. Power Syst. Res.* 2018, 164, 167–177
20. Khosravi, N.; Abdolmohammadi, H.; Bagheri, S.; Miveh, M. Improvement of harmonic conditions in the AC/DC microgrids with the presence of filter compensation modules. *Renew. Sustain. Energy Rev.* 2021, 143, 110898
21. Chithra, M. "A survey on multilevel inverter topologies and control schemes with harmonic elimination." *International Journal of Mechanical and Production Engineering Research and Development* 10.3 (2020): 1199-1216.
22. KIRAN, B. MADHU, and BV SANKER RAM. "Analysis of cascaded h-bridge multilevel inverter with level shifted PWM on induction motor." *International Journal of Electrical and Electronics Engineering Research (IJEEER)* 5 (2015): 11-32.
23. Janardhan, Kavali, and Arvind Mittal. "Comparative study of various Cascaded H-Bridge

- Multilevel Inverter Topologies." *Int. J. Electr. Electron. Eng. Res* 4.3 (2014): 51-62.
24. Eashwaramma, N., J. Praveen, and M. Vijayakumar. "Reduced Number Of Power Switches In Multi Level Inverter Using Spwm Technique To Mitigate For Sag And Swell." *International Journal of Applied Engineering Research and Development (IJAERD)* 8.1 (2018): 10.
25. Kavali, Janardhan, and Arvind Mittal. "Analysis of various control schemes for minimal total harmonic distortion in cascaded H-bridge multilevel inverter." *Journal of Electrical Systems and Information Technology* 3.3 (2016): 428-441.
26. Dhilleswaramma, K., KB Madhu Sahu, and CH Krishna Rao. "Improved Power Quality Features Using Fuzzy Based UPQC Topology for BLDC Drive Applications." *International Journal of Electrical and Electronics Engineering Research (IJEER)* 5.1 (2013): 45-58.